



LZ9A 14" OPTIMUS INTEL SHARK BAY ULT ONE CHIP PLATFORM


1



Haswell ULT (DISPLAY)




Haswell ULT (DDR3L)




+V1.05S_VCCS*






The diagram shows the +3.3V_DEEP_SUS pin connected to a network of resistors and GPIO pins. The resistors R440, R456, R140, and R514 are connected to the GPIO56, GPIO57, GPIO58, and GPIO59 pins of the R439, R457, R139, and R487 chips, respectively. The diagram also shows the connection to the +3.3V pin of the R440 chip.




11 OF 19



RTC Power trace width 20mils.



Haswell ULT (RTC, HDA, JTAG, SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN R427 *1K 4 ACZ_SPKR [4,23]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	[31] ME_WR# R485 1K 4 HDA_SDOUT C EC-A22
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R508 330K 4 PCH_INTRVREN R479 *330K 4
GPIO66	Top-Block Swap override		0 = Default disable (iPD 20K) 1 = Enable TBS function	+V3.3S_1.8S_LPSS_SDIO R378 *1K 4 GPIO66 [4] R396 *1K 4
GPIO86	BBS(Boot BIOS Strap Bit)		0 = Default SPI (iPD 20K) 1 = LPC	+3.3V_RUN R34 *1K 4 BBS [4] R31 *1K 4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality(iPD 20K) 1 = Default enable with confidentiality	+3.3V_DEEP_SUS R112 *10K 4 GPIO15 [4]
DSWVREN	Deep Sx well on die DSW VR enable		1=Should be always pull-up	+RTC_CELL R481 330K 4 DSWVRMEN [8]

PCH JTAG Debug (CLG)



MP remove(Intel)




PROJECT : LZ9A
Quanta Computer Inc.

Size	Document Number	Rev
	Haswell ULT 5/12	1A
Date:	Thursday, January 03, 2013	Sheet 6 of 47



7




EC-A17




8



CPU VCC
Haswell ULT 15W : 32A






Processor Strapping



	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED	ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR	
CFG4 DISPLAY PORT PRESENCE STRAP	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED: NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	





Haswell ULT PCH(POWER)







+V1.05DX_MODPHY












DDR3L SODIMM ODT DERATION



Place these Caps near So-Dimm1







[20] VMA_DQ[63..0] VMA_DQ[63..0]
[20] VMA_DM[7..0] VMA_DM[7..0]
[20] VMA_WDQS[7..0] VMA_WDQS[7..0]
[20] VMA_RDQS[7..0] VMA_RDQS[7..0]

U39B
bga595-mvda-n13m-gs-a2
COMMON

GC6 feature for
N14M-GS



2.16A



For debug only 10mA



[20] VMA_CLK0 FBA_CLK0
[20] VMA_CLK0 FBA_CLK0
[20] VMA_CLK1 FBA_CLK1
[20] VMA_CLK1 FBA_CLK1


D18 FBA_WCK01
C18 FBA_WCK01
D17 FBA_WCK23
D16 FBA_WCK23
T24 FBA_WCK45
U24 FBA_WCK45
V24 FBA_WCK67
V25 FBA_WCK67

FBA_DQM0 D19 VMA_DM0
FBA_DQM1 D14 VMA_DM1
FBA_DQM2 C17 VMA_DM2
FBA_DQM3 C22 VMA_DM3
FBA_DQM4 P24 VMA_DM4
FBA_DQM5 W24 VMA_DM5
FBA_DQM6 AA25 VMA_DM6
FBA_DQM7 U25 VMA_DM7

FBA_DQS_WP0 E19 VMA_WDQS0
FBA_DQS_WP1 C15 VMA_WDQS1
FBA_DQS_WP2 B18 VMA_WDQS2
FBA_DQS_WP3 B22 VMA_WDQS3
FBA_DQS_WP4 R25 VMA_WDQS4
FBA_DQS_WP5 W23 VMA_WDQS5
FBA_DQS_WP6 AB26 VMA_WDQS6
FBA_DQS_WP7 T26 VMA_WDQS7

FBA_DQS_RN0 F19 VMA_RDQS0
FBA_DQS_RN1 C14 VMA_RDQS1
FBA_DQS_RN2 A16 VMA_RDQS2
FBA_DQS_RN3 A22 VMA_RDQS3
FBA_DQS_RN4 P25 VMA_RDQS4
FBA_DQS_RN5 W22 VMA_RDQS5
FBA_DQS_RN6 AB27 VMA_RDQS6
FBA_DQS_RN7 T27 VMA_RDQS7





1.05V_GFX_PCIE




FB_VREF_PROBE D23 +FB_VREF1 TP8

DDR3 Command Bit	Data[31..0]	Data[33..32]	PD 10K
ODTx	FBA_CMD2	FBA_CMD18	Yes
CKEx	FBA_CMD3	FBA_CMD19	Yes
RST	FBA_CMD5	FBA_CMD5	Yes
CS*	FBA_CMD0	FBA_CMD16	No

Optimus:
All unstuff , one Cap stuff 10K ohm









Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111






	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	XXXX
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVIDE[5]	PEX_PLL_EN_TERM	XXXX
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	XXXX
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V	0011



GPU SKU	GPU	VRAM Vendor	Type	BVDD/ FBVDD	Config	VRAM P/N	Max Speed CL	D/C Mini	RAM_CFG	ROM_SI
GK208/GK107	N14M-GS/N14M-LP/N14P-GV2 N14P-GS/N14P-LP/N14P-GE	Samsung	DDR3	1.5 V/ 1.5 V	128Mx16	K4W2G1646E-BC1A	1000Mhz	1204	0x7	PD 45K
			Micro	1.5 V/ 1.5 V	128Mx16	K4W2G1646E-BC11	900Mhz	1234	0x5	PD 30K
		Hynix	DDR3	1.5 V/ 1.5 V	128Mx16	MT41J128M16JT-093G-K	1000Mhz	1150	0x6	PD 35K
			Micro	1.5 V/ 1.5 V	128Mx16	MT41J128M16JT-107G-K	900Mhz	1150	0x6	PD 35K
		Samsung	DDR3L	1.35V/ 1.35V	256Mx16	K4W4G1646B-HC11	900Mhz	NA	0x3	PD 20K
			Micro	1.35V/ 1.35V	256Mx16	MT41K256M16HA-107G-E	900Mhz	NA	0x1	PD 10K
		Samsung	DDR3L	1.35V/ 1.35V	128Mx16	K4W2G1646E-BY11	900Mhz	1204	0xA	PU 15K
			Micro	1.35V/ 1.35V	128Mx16	MT41K128M16JT-107G-K	900Mhz	NA	0x8	PU 5K
		Samsung	DDR3L	1.35V/ 1.35V	256Mx16	K4W4G1646B-HC11	900Mhz	NA	0x3	PD 20K
			Micro	1.35V/ 1.35V	256Mx16	MT41K256M16HA-107G-E	900Mhz	NA	0x1	PD 10K




Item	N14M-GS-8/S-A2
Device ID	0X1290
Package	GB4-128
Internal P/N	GK208_28nm
ROM_SI	Refer to N14x_RAM_Straps table
ROM_SO	0x8, 5kohm pull high
ROM_SCLK	0x1000, 0x8, 4.99kohm pull up
Strap0	User Strap, 0xF, 45kohm pull up
Strap1	3GIO_PAD_Config, 0x7, 45kohm pull down(After Q5)
Strap2	Device_ID, 0x0000_5kohm pull down
Strap3	0x0 for Optimus, 5kohm pull low
Strap4	0x0111, 45kohm pull down(PCIE_SPEED_CHANGE=1)
Open_VRG_SKU	Config B
HVDD Boot Voltage	0.9V










EMI reserve for HDMI



ALC283







For RTL8106E



For RTI 8111G

8	
---	--





Layout: All t

B 145 Conn












NGFF SSD connector





Mini PCIe Wifi/BT connector

[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,30,31,32,33,34,37,42,43,44] +3.3V_RUN
[4,6,8,12,17,23,25,30,32,38,43,46] +3.3V_DSW
[12,23,41,44,46] +1.5V_RUN

28







PROJECT : LZ9A
Quanta Computer Inc.

Size	Document Number	Rev
	USB3.0 x1	1A
Date:	Thursday, January 03, 2013	Sheet 29 of 47

USB 2.0 Port



USB Charger 2.0 Port



RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:

1. ILIM_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used

If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_LO < 80.6 kΩ.


The following equation programs the typical current limit:

(1)

RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.


$$I_{OS_typ}(mA) = \frac{50,500}{(R_{ILIM_XX}(k\Omega) + 0.1)}$$

Card Reader VCC Control



[15,17,23,27,29,38,39,40,41,43,44,45,46] +5V_ALW
[4,6,8,12,17,23,25,28,32,38,43,46] +3.3V_DSW
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,31,32,33,34,37,42,43,44] +3.3V_RUN


30




For EMI Reserve

BATLED_WHITE_LED# EC7 | 220P/50V/X7R_4
BATLED_YELLOW_LED# EC6 | 220P/50V/X7R_4
PWR_WHITE# EC10 | 220P/50V/X7R_4


For EMI Reserve






KEYBOARD




KB Backlit




Power Board CONN







PROJECT : LZ9A
Quanta Computer Inc.
















Thermal Sensor



Green CLK Circuitry




PROJECT : LZ9A
Quanta Computer Inc.


**CPU HOLE****WLAN HOLE****VGA HOLE****SSD HOLE****ESD**


+V3.3DX_HDD SC35 *0.1U/10V 4


+V5DX_HDD SC36 *0.1U/10V 4


+V3.3DX_HDD_R SC37 *0.1U/10V 4

















	PROJECT : LZ9A			Rev 1
	Quanta Computer Inc.			
Size	Document Number	CPU_CORE (TPS51622RSML)		
Date:	Thursday, January 03, 2013	Sheet	42 of 47	


[15,17,23,27,29,30,38,39,40,41,44,45,46]
 [12,38,46]
 [2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,44]
 [4,6,8,12,17,23,25,28,30,32,38,46]
 [6,9,12,35,40,44,46]
 +5V_ALW
 +15V_ALW
 +5V_RUN
 +3.3V_RUN
 +3.3V_DSW
 +1.05V_RUN




DISCHARGE

[15,17,23,27,29,30,38,39,40,41,43,45,46]	+5V_ALW
[21,22,23,26,32,34,37,42,43]	+5V_RUN
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,43]	+3.3V_RUN
[12,23,28,41,46]	+1.5V_RUN
[6,9,12,35,40,46]	+1.05V_RUN
[14,15,39]	+0.675V_DDR_VTT
[4,5,6,7,8,12,15]	+3.3V_DEEP_SUS
[9,14,15,39]	+V_VDDQ_VR
[25,35]	LANVCC
[12,38,43,46]	+15V_ALW







[15,17,23,27,29,30,38,39,40,41,43,44,45,46] +5V_ALW
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,43,44] +3.3V_RUN
[12,23,28,41,44,46] +1.5V_RUN
[6,9,12,35,40,44,46] +1.05V_RUN
[14,15,39,44] +0.675V_DDR_VTT
[9,14,15,39,44] +V_VDDQ_VR
[25,35,44] LANVCC
[12,38,43,46] +15V_ALW

